RTL Hardware Design Using VHDL.pdf - The Swiss Bay RTL hardware design using VHDL I by Pong P. Chu. Includes ... Simulation can provide the relevant timing information for the selected test patterns. However ... inout mode. It is a poor solution since the x port is not actually a bidirectional port.